Subversion Repositories OpenARM Single-board Computer

Rev

Rev 262 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed

Rev 262 Rev 311
Line 25... Line 25...
25
T 47950 48300 5 10 0 0 90 0 1
25
T 47950 48300 5 10 0 0 90 0 1
26
device=MC 0.1W 0805 1% 120R
26
device=MC 0.1W 0805 1% 120R
27
T 48000 48100 5 10 1 1 90 0 1
27
T 48000 48100 5 10 1 1 90 0 1
28
refdes=R101
28
refdes=R101
29
T 48400 48100 5 10 1 1 90 2 1
29
T 48400 48100 5 10 1 1 90 2 1
30
value=120
30
value=120R
31
T 48300 47900 5 10 0 0 0 0 1
31
T 48300 47900 5 10 0 0 0 0 1
32
footprint=0805
32
footprint=0805
33
}
33
}
34
T 50860 45600 8 10 0 0 0 0 1
34
T 50860 45600 8 10 0 0 0 0 1
35
device=terminal
35
device=terminal
Line 69... Line 69...
69
symversion=0.1
69
symversion=0.1
70
}
70
}
71
C 49400 47900 1 90 0 capacitor-1.sym
71
C 49400 47900 1 90 0 capacitor-1.sym
72
{
72
{
73
T 48700 48100 5 10 0 0 90 0 1
73
T 48700 48100 5 10 0 0 90 0 1
74
device=GRM32ER61A106KA01L
74
device=GRM32NF51E106ZA01L
75
T 48900 48100 5 10 1 1 90 0 1
75
T 48900 48100 5 10 1 1 90 0 1
76
refdes=C106
76
refdes=C106
77
T 49500 48100 5 10 1 1 90 2 1
77
T 49500 48100 5 10 1 1 90 2 1
78
value=10uF
78
value=10uF
79
T 49400 47900 5 10 0 0 0 0 1
79
T 49400 47900 5 10 0 0 0 0 1
Line 110... Line 110...
110
N 45800 49000 45800 48800 4
110
N 45800 49000 45800 48800 4
111
N 45800 47700 45800 47900 4
111
N 45800 47700 45800 47900 4
112
C 45000 47900 1 90 0 capacitor-1.sym
112
C 45000 47900 1 90 0 capacitor-1.sym
113
{
113
{
114
T 44300 48100 5 10 0 0 90 0 1
114
T 44300 48100 5 10 0 0 90 0 1
115
device=GRM32ER61A106KA01L
115
device=GRM32NF51E106ZA01L
116
T 44500 48100 5 10 1 1 90 0 1
116
T 44500 48100 5 10 1 1 90 0 1
117
refdes=C102
117
refdes=C102
118
T 45100 48100 5 10 1 1 90 2 1
118
T 45100 48100 5 10 1 1 90 2 1
119
value=10uF
119
value=10uF
120
T 45000 47900 5 10 0 0 0 0 1
120
T 45000 47900 5 10 0 0 0 0 1
Line 143... Line 143...
143
T 47950 45600 5 10 0 0 90 0 1
143
T 47950 45600 5 10 0 0 90 0 1
144
device=MC 0.1W 0805 1% 220R
144
device=MC 0.1W 0805 1% 220R
145
T 48000 45400 5 10 1 1 90 0 1
145
T 48000 45400 5 10 1 1 90 0 1
146
refdes=R102
146
refdes=R102
147
T 48400 45400 5 10 1 1 90 2 1
147
T 48400 45400 5 10 1 1 90 2 1
148
value=220
148
value=220R
149
T 48300 45200 5 10 0 0 0 0 1
149
T 48300 45200 5 10 0 0 0 0 1
150
footprint=0805
150
footprint=0805
151
}
151
}
152
C 46000 45200 1 90 0 capacitor-1.sym
152
C 46000 45200 1 90 0 capacitor-1.sym
153
{
153
{
Line 163... Line 163...
163
symversion=0.1
163
symversion=0.1
164
}
164
}
165
C 49400 45200 1 90 0 capacitor-1.sym
165
C 49400 45200 1 90 0 capacitor-1.sym
166
{
166
{
167
T 48700 45400 5 10 0 0 90 0 1
167
T 48700 45400 5 10 0 0 90 0 1
168
device=GRM32ER61A106KA01L
168
device=GRM32NF51E106ZA01L
169
T 48900 45400 5 10 1 1 90 0 1
169
T 48900 45400 5 10 1 1 90 0 1
170
refdes=C109
170
refdes=C109
171
T 49500 45400 5 10 1 1 90 2 1
171
T 49500 45400 5 10 1 1 90 2 1
172
value=10uF
172
value=10uF
173
T 49400 45200 5 10 0 0 0 0 1
173
T 49400 45200 5 10 0 0 0 0 1
Line 190... Line 190...
190
N 45800 46300 45800 46100 4
190
N 45800 46300 45800 46100 4
191
N 45800 45000 45800 45200 4
191
N 45800 45000 45800 45200 4
192
C 45000 45200 1 90 0 capacitor-1.sym
192
C 45000 45200 1 90 0 capacitor-1.sym
193
{
193
{
194
T 44300 45400 5 10 0 0 90 0 1
194
T 44300 45400 5 10 0 0 90 0 1
195
device=GRM32ER61A106KA01L
195
device=GRM32NF51E106ZA01L
196
T 44500 45400 5 10 1 1 90 0 1
196
T 44500 45400 5 10 1 1 90 0 1
197
refdes=C104
197
refdes=C104
198
T 45100 45400 5 10 1 1 90 2 1
198
T 45100 45400 5 10 1 1 90 2 1
199
value=10uF
199
value=10uF
200
T 45000 45200 5 10 0 0 0 0 1
200
T 45000 45200 5 10 0 0 0 0 1
Line 210... Line 210...
210
T 46750 44200 5 10 0 0 90 0 1
210
T 46750 44200 5 10 0 0 90 0 1
211
device=MC 0.1W 0805 1% 330R
211
device=MC 0.1W 0805 1% 330R
212
T 46800 44000 5 10 1 1 90 0 1
212
T 46800 44000 5 10 1 1 90 0 1
213
refdes=R103
213
refdes=R103
214
T 47200 44000 5 10 1 1 90 2 1
214
T 47200 44000 5 10 1 1 90 2 1
215
value=330
215
value=330R
216
T 47100 43800 5 10 0 0 0 0 1
216
T 47100 43800 5 10 0 0 0 0 1
217
footprint=0805
217
footprint=0805
218
}
218
}
219
C 48400 43800 1 90 0 capacitor-1.sym
219
C 48400 43800 1 90 0 capacitor-1.sym
220
{
220
{
221
T 47700 44000 5 10 0 0 90 0 1
221
T 47700 44000 5 10 0 0 90 0 1
222
device=GRM32ER61A106KA01L
222
device=GRM32NF51E106ZA01L
223
T 47900 44000 5 10 1 1 90 0 1
223
T 47900 44000 5 10 1 1 90 0 1
224
refdes=C110
224
refdes=C110
225
T 48500 44000 5 10 1 1 90 2 1
225
T 48500 44000 5 10 1 1 90 2 1
226
value=10uF
226
value=10uF
227
T 48400 43800 5 10 0 0 0 0 1
227
T 48400 43800 5 10 0 0 0 0 1
Line 243... Line 243...
243
T 53650 48300 5 10 0 0 90 0 1
243
T 53650 48300 5 10 0 0 90 0 1
244
device=MC 0.1W 0805 1% 240R
244
device=MC 0.1W 0805 1% 240R
245
T 53700 48100 5 10 1 1 90 0 1
245
T 53700 48100 5 10 1 1 90 0 1
246
refdes=R104
246
refdes=R104
247
T 54100 48100 5 10 1 1 90 2 1
247
T 54100 48100 5 10 1 1 90 2 1
248
value=240
248
value=240R
249
T 54000 47900 5 10 0 0 0 0 1
249
T 54000 47900 5 10 0 0 0 0 1
250
footprint=0805
250
footprint=0805
251
}
251
}
252
C 51700 47900 1 90 0 capacitor-1.sym
252
C 51700 47900 1 90 0 capacitor-1.sym
253
{
253
{
Line 263... Line 263...
263
symversion=0.1
263
symversion=0.1
264
}
264
}
265
C 55100 47900 1 90 0 capacitor-1.sym
265
C 55100 47900 1 90 0 capacitor-1.sym
266
{
266
{
267
T 54400 48100 5 10 0 0 90 0 1
267
T 54400 48100 5 10 0 0 90 0 1
268
device=GRM32ER61A106KA01L
268
device=GRM32NF51E106ZA01L
269
T 54600 48100 5 10 1 1 90 0 1
269
T 54600 48100 5 10 1 1 90 0 1
270
refdes=C111
270
refdes=C111
271
T 55200 48100 5 10 1 1 90 2 1
271
T 55200 48100 5 10 1 1 90 2 1
272
value=10uF
272
value=10uF
273
T 55100 47900 5 10 0 0 0 0 1
273
T 55100 47900 5 10 0 0 0 0 1
Line 290... Line 290...
290
N 51500 49000 51500 48800 4
290
N 51500 49000 51500 48800 4
291
N 51500 47700 51500 47900 4
291
N 51500 47700 51500 47900 4
292
C 50700 47900 1 90 0 capacitor-1.sym
292
C 50700 47900 1 90 0 capacitor-1.sym
293
{
293
{
294
T 50000 48100 5 10 0 0 90 0 1
294
T 50000 48100 5 10 0 0 90 0 1
295
device=GRM32ER61A106KA01L
295
device=GRM32NF51E106ZA01L
296
T 50200 48100 5 10 1 1 90 0 1
296
T 50200 48100 5 10 1 1 90 0 1
297
refdes=C107
297
refdes=C107
298
T 50800 48100 5 10 1 1 90 2 1
298
T 50800 48100 5 10 1 1 90 2 1
299
value=10uF
299
value=10uF
300
T 50700 47900 5 10 0 0 0 0 1
300
T 50700 47900 5 10 0 0 0 0 1
Line 310... Line 310...
310
T 52450 46900 5 10 0 0 90 0 1
310
T 52450 46900 5 10 0 0 90 0 1
311
device=MC 0.1W 0805 1% 390R
311
device=MC 0.1W 0805 1% 390R
312
T 52500 46700 5 10 1 1 90 0 1
312
T 52500 46700 5 10 1 1 90 0 1
313
refdes=R105
313
refdes=R105
314
T 52900 46700 5 10 1 1 90 2 1
314
T 52900 46700 5 10 1 1 90 2 1
315
value=390
315
value=390R
316
T 52800 46500 5 10 0 0 0 0 1
316
T 52800 46500 5 10 0 0 0 0 1
317
footprint=0805
317
footprint=0805
318
}
318
}
319
C 54100 46500 1 90 0 capacitor-1.sym
319
C 54100 46500 1 90 0 capacitor-1.sym
320
{
320
{
321
T 53400 46700 5 10 0 0 90 0 1
321
T 53400 46700 5 10 0 0 90 0 1
322
device=GRM32ER61A106KA01L
322
device=GRM32NF51E106ZA01L
323
T 53600 46700 5 10 1 1 90 0 1
323
T 53600 46700 5 10 1 1 90 0 1
324
refdes=C112
324
refdes=C112
325
T 54200 46700 5 10 1 1 90 2 1
325
T 54200 46700 5 10 1 1 90 2 1
326
value=10uF
326
value=10uF
327
T 54100 46500 5 10 0 0 0 0 1
327
T 54100 46500 5 10 0 0 0 0 1
Line 429... Line 429...
429
device=LD1117S12TR
429
device=LD1117S12TR
430
T 47595 50170 5 10 0 0 0 0 1
430
T 47595 50170 5 10 0 0 0 0 1
431
footprint=SOT223
431
footprint=SOT223
432
T 47645 49395 5 10 1 1 0 6 1
432
T 47645 49395 5 10 1 1 0 6 1
433
refdes=U101
433
refdes=U101
-
 
434
T 46100 48400 5 10 0 0 0 0 1
-
 
435
description=dd
434
}
436
}
435
C 46100 45700 1 0 0 LD1117-1.sym
437
C 46100 45700 1 0 0 LD1117-1.sym
436
{
438
{
437
T 47600 47700 5 10 0 0 0 0 1
439
T 47600 47700 5 10 0 0 0 0 1
438
device=LD1117STR-E
440
device=LD1117STR-E