Rev 310 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 310 | Rev 338 | ||
---|---|---|---|
Line 1... | Line 1... | ||
1 | v 20080127 1 |
1 | v 20080127 1 |
2 | C 40000 40000 0 0 0 title-bordered-A1.sym |
2 | C 40000 40000 0 0 0 title-bordered-A1.sym |
3 | T 65900 40900 8 10 1 1 0 0 1 |
3 | T 65900 40900 8 10 1 1 0 0 1 |
4 | data=2008-08-19 |
4 | data=2008-08-19 |
5 | T 69800 40600 8 10 1 1 0 0 1 |
5 | T 69800 40600 8 10 1 1 0 0 1 |
6 | rev=v0.1.4j |
6 | rev=v0.1.6j |
7 | T 65900 40600 8 10 1 1 0 0 1 |
7 | T 65900 40600 8 10 1 1 0 0 1 |
8 | fname=../openarm/sdram.sch |
8 | fname=../openarm/sdram.sch |
9 | T 68800 41150 8 10 1 1 0 0 1 |
9 | T 68800 41150 8 10 1 1 0 0 1 |
10 | auth=Jelle de Jong <jelledejong@powercraft.nl> |
10 | auth=Jelle de Jong <jelledejong@powercraft.nl> |
11 | T 65900 40300 8 10 1 1 0 0 1 |
11 | T 65900 40300 8 10 1 1 0 0 1 |
Line 1000... | Line 1000... | ||
1000 | T 46300 50900 5 10 1 1 0 0 1 |
1000 | T 46300 50900 5 10 1 1 0 0 1 |
1001 | device=LPC3180FEL320 |
1001 | device=LPC3180FEL320 |
1002 | T 46300 51100 5 10 1 1 0 0 1 |
1002 | T 46300 51100 5 10 1 1 0 0 1 |
1003 | footprint=SOT824 |
1003 | footprint=SOT824 |
1004 | T 46300 51300 5 10 1 1 0 0 1 |
1004 | T 46300 51300 5 10 1 1 0 0 1 |
1005 | refdes=U402 |
1005 | refdes=U001 |
1006 | } |
1006 | } |
1007 | C 66300 44700 1 0 0 LPC3180-VDD-RAM.sym |
1007 | C 66300 44700 1 0 0 LPC3180-VDD-RAM.sym |
1008 | { |
1008 | { |
1009 | T 69800 48100 5 10 1 1 0 6 1 |
1009 | T 69800 48100 5 10 1 1 0 6 1 |
1010 | block=VDD (RAM) |
1010 | block=VDD (RAM) |
1011 | T 66800 48100 5 10 1 1 0 0 1 |
1011 | T 66800 48100 5 10 1 1 0 0 1 |
1012 | device=LPC3180FEL320 |
1012 | device=LPC3180FEL320 |
1013 | T 66800 48300 5 10 1 1 0 0 1 |
1013 | T 66800 48300 5 10 1 1 0 0 1 |
1014 | footprint=SOT824 |
1014 | footprint=SOT824 |
1015 | T 66800 48500 5 10 1 1 0 0 1 |
1015 | T 66800 48500 5 10 1 1 0 0 1 |
1016 | refdes=U405 |
1016 | refdes=U001 |
1017 | } |
1017 | } |
1018 | C 55600 44100 1 0 0 LPC3180-VSS-RAM.sym |
1018 | C 55600 44100 1 0 0 LPC3180-VSS-RAM.sym |
1019 | { |
1019 | { |
1020 | T 59100 48100 5 10 1 1 0 6 1 |
1020 | T 59100 48100 5 10 1 1 0 6 1 |
1021 | block=VSS (RAM) |
1021 | block=VSS (RAM) |
1022 | T 56100 48100 5 10 1 1 0 0 1 |
1022 | T 56100 48100 5 10 1 1 0 0 1 |
1023 | device=LPC3180FEL320 |
1023 | device=LPC3180FEL320 |
1024 | T 56100 48300 5 10 1 1 0 0 1 |
1024 | T 56100 48300 5 10 1 1 0 0 1 |
1025 | footprint=SOT824 |
1025 | footprint=SOT824 |
1026 | T 56100 48500 5 10 1 1 0 0 1 |
1026 | T 56100 48500 5 10 1 1 0 0 1 |
1027 | refdes=U404 |
1027 | refdes=U001 |
1028 | } |
1028 | } |
1029 | C 55100 44200 1 0 0 gnd-1.sym |
1029 | C 55100 44200 1 0 0 gnd-1.sym |
1030 | N 55600 47700 55200 47700 4 |
1030 | N 55600 47700 55200 47700 4 |
1031 | N 55200 47700 55200 44500 4 |
1031 | N 55200 47700 55200 44500 4 |
1032 | N 55600 44700 55200 44700 4 |
1032 | N 55600 44700 55200 44700 4 |