Rev 138 | Rev 157 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 138 | Rev 146 | ||
---|---|---|---|
Line 1... | Line 1... | ||
1 | v 20060123 1 |
1 | v 20060123 1 |
2 | B 300 300 2100 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 |
2 | B 500 300 2100 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 |
3 | T 2400 2800 9 10 0 0 0 0 1 |
3 | T 2400 2800 9 10 0 0 0 0 1 |
4 | uselicense=unlimited |
4 | uselicense=unlimited |
5 | T 2400 3000 9 10 0 0 0 0 1 |
5 | T 2400 3000 9 10 0 0 0 0 1 |
6 | distlicense=GPL (v2 or any later version) |
6 | distlicense=GPL (v2 or any later version) |
7 | T 2400 3200 9 10 0 0 0 0 1 |
7 | T 2400 3200 9 10 0 0 0 0 1 |
Line 10... | Line 10... | ||
10 | author=Tibor Palinkas |
10 | author=Tibor Palinkas |
11 | T 2400 3600 9 10 0 0 0 0 1 |
11 | T 2400 3600 9 10 0 0 0 0 1 |
12 | description=NXP 16/32-bit ARM926EJ-S microcontroller |
12 | description=NXP 16/32-bit ARM926EJ-S microcontroller |
13 | T 2400 3800 9 10 0 0 0 0 1 |
13 | T 2400 3800 9 10 0 0 0 0 1 |
14 | documentation=http://www.standardics.nxp.com/support/documents/microcontrollers/pdf/user.manual.lpc3180.01.pdf |
14 | documentation=http://www.standardics.nxp.com/support/documents/microcontrollers/pdf/user.manual.lpc3180.01.pdf |
15 | T 300 2800 5 10 1 1 0 0 1 |
15 | T 2600 2800 5 10 1 1 0 6 1 |
16 | block=VSS (IO) |
16 | block=VSS (IO) |
17 | T 300 3000 5 10 1 1 0 0 1 |
17 | T 500 2800 5 10 1 1 0 0 1 |
18 | device=LPC3180FEL320 |
18 | device=LPC3180FEL320 |
19 | T 300 3200 5 10 1 1 0 0 1 |
19 | T 500 3000 5 10 1 1 0 0 1 |
20 | footprint=SOT824 |
20 | footprint=SOT824 |
21 | T 300 3400 5 10 1 1 0 0 1 |
21 | T 500 3200 5 10 1 1 0 0 1 |
22 | refdes=U? |
22 | refdes=U? |
23 | P 0 1800 300 1800 1 0 0 |
23 | P 0 1800 500 1800 1 0 0 |
24 | { |
24 | { |
25 | T 350 1800 9 10 1 1 0 1 1 |
25 | T 550 1800 9 10 1 1 0 1 1 |
26 | pinlabel=VSS_IOB |
26 | pinlabel=VSS_IOB |
27 | T 200 1850 5 8 1 1 0 6 1 |
27 | T 400 1850 5 8 1 1 0 6 1 |
28 | pinnumber=AB5 |
28 | pinnumber=AB5 |
29 | T 200 1850 5 8 0 1 0 6 1 |
29 | T 400 1850 5 8 0 1 0 6 1 |
30 | pinseq=AB5 |
30 | pinseq=AB5 |
31 | } |
31 | } |
32 | P 2700 1500 2400 1500 1 0 0 |
32 | P 3100 1500 2600 1500 1 0 0 |
33 | { |
33 | { |
34 | T 2350 1500 9 10 1 1 0 7 1 |
34 | T 2550 1500 9 10 1 1 0 7 1 |
35 | pinlabel=VSS_IOD |
35 | pinlabel=VSS_IOD |
36 | T 2500 1550 5 8 1 1 0 0 1 |
36 | T 2700 1550 5 8 1 1 0 0 1 |
37 | pinnumber=N3 |
37 | pinnumber=N3 |
38 | T 2500 1550 5 8 0 1 0 0 1 |
38 | T 2700 1550 5 8 0 1 0 0 1 |
39 | pinseq=N3 |
39 | pinseq=N3 |
40 | } |
40 | } |
41 | P 2700 2400 2400 2400 1 0 0 |
41 | P 3100 2400 2600 2400 1 0 0 |
42 | { |
42 | { |
43 | T 2350 2400 9 10 1 1 0 7 1 |
43 | T 2550 2400 9 10 1 1 0 7 1 |
44 | pinlabel=VSS_IOD |
44 | pinlabel=VSS_IOD |
45 | T 2500 2450 5 8 1 1 0 0 1 |
45 | T 2700 2450 5 8 1 1 0 0 1 |
46 | pinnumber=D4 |
46 | pinnumber=D4 |
47 | T 2500 2450 5 8 0 1 0 0 1 |
47 | T 2700 2450 5 8 0 1 0 0 1 |
48 | pinseq=D4 |
48 | pinseq=D4 |
49 | } |
49 | } |
50 | P 0 2400 300 2400 1 0 0 |
50 | P 0 2400 500 2400 1 0 0 |
51 | { |
51 | { |
52 | T 350 2400 9 10 1 1 0 1 1 |
52 | T 550 2400 9 10 1 1 0 1 1 |
53 | pinlabel=VSS_IOA |
53 | pinlabel=VSS_IOA |
54 | T 200 2450 5 8 1 1 0 6 1 |
54 | T 400 2450 5 8 1 1 0 6 1 |
55 | pinnumber=A10 |
55 | pinnumber=A10 |
56 | T 200 2450 5 8 0 1 0 6 1 |
56 | T 400 2450 5 8 0 1 0 6 1 |
57 | pinseq=A10 |
57 | pinseq=A10 |
58 | } |
58 | } |
59 | P 0 900 300 900 1 0 0 |
59 | P 0 900 500 900 1 0 0 |
60 | { |
60 | { |
61 | T 350 900 9 10 1 1 0 1 1 |
61 | T 550 900 9 10 1 1 0 1 1 |
62 | pinlabel=VSS_IOC |
62 | pinlabel=VSS_IOC |
63 | T 200 950 5 8 1 1 0 6 1 |
63 | T 400 950 5 8 1 1 0 6 1 |
64 | pinnumber=AC16 |
64 | pinnumber=AC16 |
65 | T 200 950 5 8 0 1 0 6 1 |
65 | T 400 950 5 8 0 1 0 6 1 |
66 | pinseq=AC16 |
66 | pinseq=AC16 |
67 | } |
67 | } |
68 | P 2700 1800 2400 1800 1 0 0 |
68 | P 3100 1800 2600 1800 1 0 0 |
69 | { |
69 | { |
70 | T 2350 1800 9 10 1 1 0 7 1 |
70 | T 2550 1800 9 10 1 1 0 7 1 |
71 | pinlabel=VSS_IOD |
71 | pinlabel=VSS_IOD |
72 | T 2500 1850 5 8 1 1 0 0 1 |
72 | T 2700 1850 5 8 1 1 0 0 1 |
73 | pinnumber=F1 |
73 | pinnumber=F1 |
74 | T 2500 1850 5 8 0 1 0 0 1 |
74 | T 2700 1850 5 8 0 1 0 0 1 |
75 | pinseq=F1 |
75 | pinseq=F1 |
76 | } |
76 | } |
77 | P 2700 2100 2400 2100 1 0 0 |
77 | P 3100 2100 2600 2100 1 0 0 |
78 | { |
78 | { |
79 | T 2350 2100 9 10 1 1 0 7 1 |
79 | T 2550 2100 9 10 1 1 0 7 1 |
80 | pinlabel=VSS_IOD |
80 | pinlabel=VSS_IOD |
81 | T 2500 2150 5 8 1 1 0 0 1 |
81 | T 2700 2150 5 8 1 1 0 0 1 |
82 | pinnumber=E3 |
82 | pinnumber=E3 |
83 | T 2500 2150 5 8 0 1 0 0 1 |
83 | T 2700 2150 5 8 0 1 0 0 1 |
84 | pinseq=E3 |
84 | pinseq=E3 |
85 | } |
85 | } |
86 | P 0 600 300 600 1 0 0 |
86 | P 0 1200 500 1200 1 0 0 |
87 | { |
87 | { |
88 | T 350 600 9 10 1 1 0 1 1 |
88 | T 550 1200 9 10 1 1 0 1 1 |
89 | pinlabel=VSS_IOC |
89 | pinlabel=VSS_IOC |
90 | T 200 650 5 8 1 1 0 6 1 |
90 | T 400 1250 5 8 1 1 0 6 1 |
91 | pinnumber=AD15 |
91 | pinnumber=AB8 |
92 | T 200 650 5 8 0 1 0 6 1 |
92 | T 400 1250 5 8 0 1 0 6 1 |
93 | pinseq=AD15 |
93 | pinseq=AB8 |
94 | } |
94 | } |
95 | P 0 1200 300 1200 1 0 0 |
95 | P 0 600 500 600 1 0 0 |
96 | { |
96 | { |
97 | T 350 1200 9 10 1 1 0 1 1 |
97 | T 550 600 9 10 1 1 0 1 1 |
98 | pinlabel=VSS_IOC |
98 | pinlabel=VSS_IOC |
99 | T 200 1250 5 8 1 1 0 6 1 |
99 | T 400 650 5 8 1 1 0 6 1 |
100 | pinnumber=AB8 |
100 | pinnumber=AD15 |
101 | T 200 1250 5 8 0 1 0 6 1 |
101 | T 400 650 5 8 0 1 0 6 1 |
102 | pinseq=AB8 |
102 | pinseq=AD15 |
103 | } |
103 | } |