Rev 146 | Go to most recent revision | Show entire file | Ignore whitespace | Details | Blame | Last modification | View Log | RSS feed
Rev 146 | Rev 157 | ||
---|---|---|---|
Line 1... | Line 1... | ||
1 | v 20060123 1 |
1 | v 20060123 1 |
2 | B 500 300 2100 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 |
2 | B 500 300 2900 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 |
3 | T 2400 2800 9 10 0 0 0 0 1 |
3 | T 3200 2800 9 10 0 0 0 0 1 |
4 | uselicense=unlimited |
4 | uselicense=unlimited |
5 | T 2400 3000 9 10 0 0 0 0 1 |
5 | T 3200 3000 9 10 0 0 0 0 1 |
6 | distlicense=GPL (v2 or any later version) |
6 | distlicense=GPL (v2 or any later version) |
7 | T 2400 3200 9 10 0 0 0 0 1 |
7 | T 3200 3200 9 10 0 0 0 0 1 |
8 | copyright=2008 Tibor Palinkas |
8 | copyright=2008 Tibor Palinkas |
9 | T 2400 3400 9 10 0 0 0 0 1 |
9 | T 3200 3400 9 10 0 0 0 0 1 |
10 | author=Tibor Palinkas |
10 | author=Tibor Palinkas |
11 | T 2400 3600 9 10 0 0 0 0 1 |
11 | T 3200 3600 9 10 0 0 0 0 1 |
12 | description=NXP 16/32-bit ARM926EJ-S microcontroller |
12 | description=NXP 16/32-bit ARM926EJ-S microcontroller |
13 | T 2400 3800 9 10 0 0 0 0 1 |
13 | T 3200 3800 9 10 0 0 0 0 1 |
14 | documentation=http://www.standardics.nxp.com/support/documents/microcontrollers/pdf/user.manual.lpc3180.01.pdf |
14 | documentation=http://www.standardics.nxp.com/support/documents/microcontrollers/pdf/user.manual.lpc3180.01.pdf |
15 | T 2600 2800 5 10 1 1 0 6 1 |
15 | T 3400 2800 5 10 1 1 0 6 1 |
16 | block=VSS (IO) |
16 | block=VSS (IO) |
17 | T 500 2800 5 10 1 1 0 0 1 |
17 | T 500 2800 5 10 1 1 0 0 1 |
18 | device=LPC3180FEL320 |
18 | device=LPC3180FEL320 |
19 | T 500 3000 5 10 1 1 0 0 1 |
19 | T 500 3000 5 10 1 1 0 0 1 |
20 | footprint=SOT824 |
20 | footprint=SOT824 |
Line 27... | Line 27... | ||
27 | T 400 1850 5 8 1 1 0 6 1 |
27 | T 400 1850 5 8 1 1 0 6 1 |
28 | pinnumber=AB5 |
28 | pinnumber=AB5 |
29 | T 400 1850 5 8 0 1 0 6 1 |
29 | T 400 1850 5 8 0 1 0 6 1 |
30 | pinseq=AB5 |
30 | pinseq=AB5 |
31 | } |
31 | } |
32 | P 3100 1500 2600 1500 1 0 0 |
32 | P 3900 1500 3400 1500 1 0 0 |
33 | { |
33 | { |
34 | T 2550 1500 9 10 1 1 0 7 1 |
34 | T 3350 1500 9 10 1 1 0 7 1 |
35 | pinlabel=VSS_IOD |
35 | pinlabel=VSS_IOD |
36 | T 2700 1550 5 8 1 1 0 0 1 |
36 | T 3500 1550 5 8 1 1 0 0 1 |
37 | pinnumber=N3 |
37 | pinnumber=N3 |
38 | T 2700 1550 5 8 0 1 0 0 1 |
38 | T 3500 1550 5 8 0 1 0 0 1 |
39 | pinseq=N3 |
39 | pinseq=N3 |
40 | } |
40 | } |
41 | P 3100 2400 2600 2400 1 0 0 |
41 | P 3900 2400 3400 2400 1 0 0 |
42 | { |
42 | { |
43 | T 2550 2400 9 10 1 1 0 7 1 |
43 | T 3350 2400 9 10 1 1 0 7 1 |
44 | pinlabel=VSS_IOD |
44 | pinlabel=VSS_IOD |
45 | T 2700 2450 5 8 1 1 0 0 1 |
45 | T 3500 2450 5 8 1 1 0 0 1 |
46 | pinnumber=D4 |
46 | pinnumber=D4 |
47 | T 2700 2450 5 8 0 1 0 0 1 |
47 | T 3500 2450 5 8 0 1 0 0 1 |
48 | pinseq=D4 |
48 | pinseq=D4 |
49 | } |
49 | } |
50 | P 0 2400 500 2400 1 0 0 |
50 | P 0 2400 500 2400 1 0 0 |
51 | { |
51 | { |
52 | T 550 2400 9 10 1 1 0 1 1 |
52 | T 550 2400 9 10 1 1 0 1 1 |
Line 63... | Line 63... | ||
63 | T 400 950 5 8 1 1 0 6 1 |
63 | T 400 950 5 8 1 1 0 6 1 |
64 | pinnumber=AC16 |
64 | pinnumber=AC16 |
65 | T 400 950 5 8 0 1 0 6 1 |
65 | T 400 950 5 8 0 1 0 6 1 |
66 | pinseq=AC16 |
66 | pinseq=AC16 |
67 | } |
67 | } |
68 | P 3100 1800 2600 1800 1 0 0 |
68 | P 3900 1800 3400 1800 1 0 0 |
69 | { |
69 | { |
70 | T 2550 1800 9 10 1 1 0 7 1 |
70 | T 3350 1800 9 10 1 1 0 7 1 |
71 | pinlabel=VSS_IOD |
71 | pinlabel=VSS_IOD |
72 | T 2700 1850 5 8 1 1 0 0 1 |
72 | T 3500 1850 5 8 1 1 0 0 1 |
73 | pinnumber=F1 |
73 | pinnumber=F1 |
74 | T 2700 1850 5 8 0 1 0 0 1 |
74 | T 3500 1850 5 8 0 1 0 0 1 |
75 | pinseq=F1 |
75 | pinseq=F1 |
76 | } |
76 | } |
77 | P 3100 2100 2600 2100 1 0 0 |
77 | P 3900 2100 3400 2100 1 0 0 |
78 | { |
78 | { |
79 | T 2550 2100 9 10 1 1 0 7 1 |
79 | T 3350 2100 9 10 1 1 0 7 1 |
80 | pinlabel=VSS_IOD |
80 | pinlabel=VSS_IOD |
81 | T 2700 2150 5 8 1 1 0 0 1 |
81 | T 3500 2150 5 8 1 1 0 0 1 |
82 | pinnumber=E3 |
82 | pinnumber=E3 |
83 | T 2700 2150 5 8 0 1 0 0 1 |
83 | T 3500 2150 5 8 0 1 0 0 1 |
84 | pinseq=E3 |
84 | pinseq=E3 |
85 | } |
85 | } |
86 | P 0 1200 500 1200 1 0 0 |
86 | P 0 1200 500 1200 1 0 0 |
87 | { |
87 | { |
88 | T 550 1200 9 10 1 1 0 1 1 |
88 | T 550 1200 9 10 1 1 0 1 1 |