Subversion Repositories OpenARM Single-board Computer

v 20060123 1
B 300 300 13800 13200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 14100 13600 9 10 0 0 0 0 1
footprint=SOT824
T 14100 13800 9 10 0 0 0 0 1
description=arm9 microcontroller
T 14100 14000 9 10 0 0 0 0 1
device=LPC3180
T 14100 14200 9 10 0 0 0 0 1
distlicense=GPL (v2 or any later version)
T 14100 14400 9 10 0 0 0 0 1
uselicense=unlimited
T 14100 14600 9 10 0 0 0 0 1
author=Tibor Palinkas
T 14100 14800 9 10 0 0 0 0 1
copryright=2008 Tibor Palinkas
T 7200 12000 9 10 1 1 0 3 1
RAM
T 7200 12400 9 10 1 1 0 3 1
refdes=U?
T 7200 12800 9 10 1 1 0 3 1
LPC3180
P 0 9500 300 9500 1 0 0
{
T 350 9500 9 10 1 1 0 1 1
pinlabel=RAM_A[09]
T 200 9550 5 8 1 1 0 6 1
pinnumber=AA23
T 200 9550 5 8 0 1 0 6 1
pinseq=AA23
}
P 0 13100 300 13100 1 0 0
{
T 350 13100 9 10 1 1 0 1 1
pinlabel=RAM_A[00]
T 200 13150 5 8 1 1 0 6 1
pinnumber=AD22
T 200 13150 5 8 0 1 0 6 1
pinseq=AD22
}
P 14400 4700 14100 4700 1 0 0
{
T 14050 4700 9 10 1 1 0 7 1
pinlabel=RAM_D[21]
T 14200 4750 5 8 1 1 0 0 1
pinnumber=H24
T 14200 4750 5 8 0 1 0 0 1
pinseq=H24
}
P 0 8300 300 8300 1 0 0
{
T 350 8300 9 10 1 1 0 1 1
pinlabel=RAM_A[12]
T 200 8350 5 8 1 1 0 6 1
pinnumber=Y23
T 200 8350 5 8 0 1 0 6 1
pinseq=Y23
}
P 7800 0 7800 300 1 0 0
{
T 7800 350 9 10 1 1 0 3 1
pinlabel=RAM_CAS_N
T 7850 250 5 8 1 1 0 2 1
pinnumber=V23
T 7850 250 5 8 0 1 0 2 1
pinseq=V23
}
P 10200 0 10200 300 1 0 0
{
T 10200 350 9 10 1 1 0 3 1
pinlabel=RAM_CLKIN
T 10250 250 5 8 1 1 0 2 1
pinnumber=T21
T 10250 250 5 8 0 1 0 2 1
pinseq=T21
}
P 14400 2700 14100 2700 1 0 0
{
T 14050 2700 9 10 1 1 0 7 1
pinlabel=RAM_D[26]
T 14200 2750 5 8 1 1 0 0 1
pinnumber=H23
T 14200 2750 5 8 0 1 0 0 1
pinseq=H23
}
P 14400 7500 14100 7500 1 0 0
{
T 14050 7500 9 10 1 1 0 7 1
pinlabel=RAM_D[14]
T 14200 7550 5 8 1 1 0 0 1
pinnumber=M23
T 14200 7550 5 8 0 1 0 0 1
pinseq=M23
}
P 14400 11100 14100 11100 1 0 0
{
T 14050 11100 9 10 1 1 0 7 1
pinlabel=RAM_D[05]
T 14200 11150 5 8 1 1 0 0 1
pinnumber=R23
T 14200 11150 5 8 0 1 0 0 1
pinseq=R23
}
P 14400 13100 14100 13100 1 0 0
{
T 14050 13100 9 10 1 1 0 7 1
pinlabel=RAM_D[00]
T 14200 13150 5 8 1 1 0 0 1
pinnumber=T23
T 14200 13150 5 8 0 1 0 0 1
pinseq=T23
}
P 0 9100 300 9100 1 0 0
{
T 350 9100 9 10 1 1 0 1 1
pinlabel=RAM_A[10]
T 200 9150 5 8 1 1 0 6 1
pinnumber=Y22
T 200 9150 5 8 0 1 0 6 1
pinseq=Y22
}
P 3900 0 3900 300 1 0 0
{
T 3900 350 9 10 1 1 0 3 1
pinlabel=RAM_DQM[2]
T 3950 250 5 8 1 1 0 2 1
pinnumber=V21
T 3950 250 5 8 0 1 0 2 1
pinseq=V21
}
P 14400 5500 14100 5500 1 0 0
{
T 14050 5500 9 10 1 1 0 7 1
pinlabel=RAM_D[19]
T 14200 5550 5 8 1 1 0 0 1
pinnumber=H21
T 14200 5550 5 8 0 1 0 0 1
pinseq=H21
}
P 14400 700 14100 700 1 0 0
{
T 14050 700 9 10 1 1 0 7 1
pinlabel=RAM_D[31]
T 14200 750 5 8 1 1 0 0 1
pinnumber=E24
T 14200 750 5 8 0 1 0 0 1
pinseq=E24
}
P 14400 11500 14100 11500 1 0 0
{
T 14050 11500 9 10 1 1 0 7 1
pinlabel=RAM_D[04]
T 14200 11550 5 8 1 1 0 0 1
pinnumber=P21
T 14200 11550 5 8 0 1 0 0 1
pinseq=P21
}
P 11400 0 11400 300 1 0 0
{
T 11400 350 9 10 1 1 0 3 1
pinlabel=RAM_RAS_N
T 11450 250 5 8 1 1 0 2 1
pinnumber=U21
T 11450 250 5 8 0 1 0 2 1
pinseq=U21
}
P 14400 3100 14100 3100 1 0 0
{
T 14050 3100 9 10 1 1 0 7 1
pinlabel=RAM_D[25]
T 14200 3150 5 8 1 1 0 0 1
pinnumber=J21
T 14200 3150 5 8 0 1 0 0 1
pinseq=J21
}
P 0 7900 300 7900 1 0 0
{
T 350 7900 9 10 1 1 0 1 1
pinlabel=RAM_A[13]
T 200 7950 5 8 1 1 0 6 1
pinnumber=AA24
T 200 7950 5 8 0 1 0 6 1
pinseq=AA24
}
P 13500 0 13500 300 1 0 0
{
T 13500 350 9 10 1 1 0 3 1
pinlabel=RAM_CKE
T 13550 250 5 8 1 1 0 2 1
pinnumber=U24
T 13550 250 5 8 0 1 0 2 1
pinseq=U24
}
P 14400 1500 14100 1500 1 0 0
{
T 14050 1500 9 10 1 1 0 7 1
pinlabel=RAM_D[29]
T 14200 1550 5 8 1 1 0 0 1
pinnumber=F21
T 14200 1550 5 8 0 1 0 0 1
pinseq=F21
}
P 12500 0 12500 300 1 0 0
{
T 12500 350 9 10 1 1 0 3 1
pinlabel=RAM_CLK
T 12550 250 5 8 1 1 0 2 1
pinnumber=U23
T 12550 250 5 8 0 1 0 2 1
pinseq=U23
}
P 0 11900 300 11900 1 0 0
{
T 350 11900 9 10 1 1 0 1 1
pinlabel=RAM_A[03]
T 200 11950 5 8 1 1 0 6 1
pinnumber=AD24
T 200 11950 5 8 0 1 0 6 1
pinseq=AD24
}
P 0 11500 300 11500 1 0 0
{
T 350 11500 9 10 1 1 0 1 1
pinlabel=RAM_A[04]
T 200 11550 5 8 1 1 0 6 1
pinnumber=AC22
T 200 11550 5 8 0 1 0 6 1
pinseq=AC22
}
P 14400 3500 14100 3500 1 0 0
{
T 14050 3500 9 10 1 1 0 7 1
pinlabel=RAM_D[24]
T 14200 3550 5 8 1 1 0 0 1
pinnumber=G23
T 14200 3550 5 8 0 1 0 0 1
pinseq=G23
}
P 14400 7100 14100 7100 1 0 0
{
T 14050 7100 9 10 1 1 0 7 1
pinlabel=RAM_D[15]
T 14200 7150 5 8 1 1 0 0 1
pinnumber=L24
T 14200 7150 5 8 0 1 0 0 1
pinseq=L24
}
P 5300 0 5300 300 1 0 0
{
T 5300 350 9 10 1 1 0 3 1
pinlabel=RAM_DQM[3]
T 5350 250 5 8 1 1 0 2 1
pinnumber=W24
T 5350 250 5 8 0 1 0 2 1
pinseq=W24
}
P 14400 1100 14100 1100 1 0 0
{
T 14050 1100 9 10 1 1 0 7 1
pinlabel=RAM_D[30]
T 14200 1150 5 8 1 1 0 0 1
pinnumber=E23
T 14200 1150 5 8 0 1 0 0 1
pinseq=E23
}
P 14400 10300 14100 10300 1 0 0
{
T 14050 10300 9 10 1 1 0 7 1
pinlabel=RAM_D[08]
T 14200 10350 5 8 1 1 0 0 1
pinnumber=P23
T 14200 10350 5 8 0 1 0 0 1
pinseq=P23
}
P 0 10300 300 10300 1 0 0
{
T 350 10300 9 10 1 1 0 1 1
pinlabel=RAM_A[07]
T 200 10350 5 8 1 1 0 6 1
pinnumber=AB22
T 200 10350 5 8 0 1 0 6 1
pinseq=AB22
}
P 14400 7900 14100 7900 1 0 0
{
T 14050 7900 9 10 1 1 0 7 1
pinlabel=RAM_D[13]
T 14200 7950 5 8 1 1 0 0 1
pinnumber=L22
T 14200 7950 5 8 0 1 0 0 1
pinseq=L22
}
P 14400 9900 14100 9900 1 0 0
{
T 14050 9900 9 10 1 1 0 7 1
pinlabel=RAM_D[07]
T 14200 9950 5 8 1 1 0 0 1
pinnumber=N21
T 14200 9950 5 8 0 1 0 0 1
pinseq=N21
}
P 14400 12300 14100 12300 1 0 0
{
T 14050 12300 9 10 1 1 0 7 1
pinlabel=RAM_D[02]
T 14200 12350 5 8 1 1 0 0 1
pinnumber=T24
T 14200 12350 5 8 0 1 0 0 1
pinseq=T24
}
P 1100 0 1100 300 1 0 0
{
T 1100 350 9 10 1 1 0 3 1
pinlabel=RAM_DQM[0]
T 1150 250 5 8 1 1 0 2 1
pinnumber=Y24
T 1150 250 5 8 0 1 0 2 1
pinseq=Y24
}
P 0 7500 300 7500 1 0 0
{
T 350 7500 9 10 1 1 0 1 1
pinlabel=RAM_A[14]
T 200 7550 5 8 1 1 0 6 1
pinnumber=W21
T 200 7550 5 8 0 1 0 6 1
pinseq=W21
}
P 14400 8300 14100 8300 1 0 0
{
T 14050 8300 9 10 1 1 0 7 1
pinlabel=RAM_D[12]
T 14200 8350 5 8 1 1 0 0 1
pinnumber=M24
T 14200 8350 5 8 0 1 0 0 1
pinseq=M24
}
P 14400 2300 14100 2300 1 0 0
{
T 14050 2300 9 10 1 1 0 7 1
pinlabel=RAM_D[27]
T 14200 2350 5 8 1 1 0 0 1
pinnumber=G24
T 14200 2350 5 8 0 1 0 0 1
pinseq=G24
}
P 0 11100 300 11100 1 0 0
{
T 350 11100 9 10 1 1 0 1 1
pinlabel=RAM_A[05]
T 200 11150 5 8 1 1 0 6 1
pinnumber=AA21
T 200 11150 5 8 0 1 0 6 1
pinseq=AA21
}
P 14400 6700 14100 6700 1 0 0
{
T 14050 6700 9 10 1 1 0 7 1
pinlabel=RAM_D[16]/DDR_DQS0
T 14200 6750 5 8 1 1 0 0 1
pinnumber=L23
T 14200 6750 5 8 0 1 0 0 1
pinseq=L23
}
P 14400 11900 14100 11900 1 0 0
{
T 14050 11900 9 10 1 1 0 7 1
pinlabel=RAM_D[03]
T 14200 11950 5 8 1 1 0 0 1
pinnumber=R24
T 14200 11950 5 8 0 1 0 0 1
pinseq=R24
}
P 0 12700 300 12700 1 0 0
{
T 350 12700 9 10 1 1 0 1 1
pinlabel=RAM_A[01]
T 200 12750 5 8 1 1 0 6 1
pinnumber=AB20
T 200 12750 5 8 0 1 0 6 1
pinseq=AB20
}
P 14400 1900 14100 1900 1 0 0
{
T 14050 1900 9 10 1 1 0 7 1
pinlabel=RAM_D[28]
T 14200 1950 5 8 1 1 0 0 1
pinnumber=F24
T 14200 1950 5 8 0 1 0 0 1
pinseq=F24
}
P 0 10700 300 10700 1 0 0
{
T 350 10700 9 10 1 1 0 1 1
pinlabel=RAM_A[06]
T 200 10750 5 8 1 1 0 6 1
pinnumber=AC23
T 200 10750 5 8 0 1 0 6 1
pinseq=AC23
}
P 0 12300 300 12300 1 0 0
{
T 350 12300 9 10 1 1 0 1 1
pinlabel=RAM_A[02]
T 200 12350 5 8 1 1 0 6 1
pinnumber=AD23
T 200 12350 5 8 0 1 0 6 1
pinseq=AD23
}
P 14400 9500 14100 9500 1 0 0
{
T 14050 9500 9 10 1 1 0 7 1
pinlabel=RAM_D[09]
T 14200 9550 5 8 1 1 0 0 1
pinnumber=N24
T 14200 9550 5 8 0 1 0 0 1
pinseq=N24
}
P 14400 8700 14100 8700 1 0 0
{
T 14050 8700 9 10 1 1 0 7 1
pinlabel=RAM_D[11]
T 14200 8750 5 8 1 1 0 0 1
pinnumber=N23
T 14200 8750 5 8 0 1 0 0 1
pinseq=N23
}
P 2500 0 2500 300 1 0 0
{
T 2500 350 9 10 1 1 0 3 1
pinlabel=RAM_DQM[1]
T 2550 250 5 8 1 1 0 2 1
pinnumber=W23
T 2550 250 5 8 0 1 0 2 1
pinseq=W23
}
P 14400 9100 14100 9100 1 0 0
{
T 14050 9100 9 10 1 1 0 7 1
pinlabel=RAM_D[10]
T 14200 9150 5 8 1 1 0 0 1
pinnumber=M22
T 14200 9150 5 8 0 1 0 0 1
pinseq=M22
}
P 14400 5900 14100 5900 1 0 0
{
T 14050 5900 9 10 1 1 0 7 1
pinlabel=RAM_D[18]/DDR_NCLK
T 14200 5950 5 8 1 1 0 0 1
pinnumber=K24
T 14200 5950 5 8 0 1 0 0 1
pinseq=K24
}
P 14400 5100 14100 5100 1 0 0
{
T 14050 5100 9 10 1 1 0 7 1
pinlabel=RAM_D[20]
T 14200 5150 5 8 1 1 0 0 1
pinnumber=J24
T 14200 5150 5 8 0 1 0 0 1
pinseq=J24
}
P 0 9900 300 9900 1 0 0
{
T 350 9900 9 10 1 1 0 1 1
pinlabel=RAM_A[08]
T 200 9950 5 8 1 1 0 6 1
pinnumber=AB23
T 200 9950 5 8 0 1 0 6 1
pinseq=AB23
}
P 0 8700 300 8700 1 0 0
{
T 350 8700 9 10 1 1 0 1 1
pinlabel=RAM_A[11]
T 200 8750 5 8 1 1 0 6 1
pinnumber=AB24
T 200 8750 5 8 0 1 0 6 1
pinseq=AB24
}
P 9000 0 9000 300 1 0 0
{
T 9000 350 9 10 1 1 0 3 1
pinlabel=RAM_CS_N
T 9050 250 5 8 1 1 0 2 1
pinnumber=V24
T 9050 250 5 8 0 1 0 2 1
pinseq=V24
}
P 14400 3900 14100 3900 1 0 0
{
T 14050 3900 9 10 1 1 0 7 1
pinlabel=RAM_D[23]
T 14200 3950 5 8 1 1 0 0 1
pinnumber=H22
T 14200 3950 5 8 0 1 0 0 1
pinseq=H22
}
P 14400 6300 14100 6300 1 0 0
{
T 14050 6300 9 10 1 1 0 7 1
pinlabel=RAM_D[17]/DDR_DQS1
T 14200 6350 5 8 1 1 0 0 1
pinnumber=L21
T 14200 6350 5 8 0 1 0 0 1
pinseq=L21
}
P 14400 10700 14100 10700 1 0 0
{
T 14050 10700 9 10 1 1 0 7 1
pinlabel=RAM_D[06]
T 14200 10750 5 8 1 1 0 0 1
pinnumber=P24
T 14200 10750 5 8 0 1 0 0 1
pinseq=P24
}
P 14400 12700 14100 12700 1 0 0
{
T 14050 12700 9 10 1 1 0 7 1
pinlabel=RAM_D[01]
T 14200 12750 5 8 1 1 0 0 1
pinnumber=T22
T 14200 12750 5 8 0 1 0 0 1
pinseq=T22
}
P 14400 4300 14100 4300 1 0 0
{
T 14050 4300 9 10 1 1 0 7 1
pinlabel=RAM_D[22]
T 14200 4350 5 8 1 1 0 0 1
pinnumber=K23
T 14200 4350 5 8 0 1 0 0 1
pinseq=K23
}
P 6600 0 6600 300 1 0 0
{
T 6600 350 9 10 1 1 0 3 1
pinlabel=RAM_WR_N
T 6650 250 5 8 1 1 0 2 1
pinnumber=V22
T 6650 250 5 8 0 1 0 2 1
pinseq=V22
}