Blame | Last modification | View Log | RSS feed
v 20060123 1
B 300 300 5000 3200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5300 3600 9 10 0 0 0 0 1
footprint=SOT824
T 5300 3800 9 10 0 0 0 0 1
description=arm9 microcontroller
T 5300 4000 9 10 0 0 0 0 1
device=LPC3180
T 5300 4200 9 10 0 0 0 0 1
distlicense=GPL (v2 or any later version)
T 5300 4400 9 10 0 0 0 0 1
uselicense=unlimited
T 5300 4600 9 10 0 0 0 0 1
author=Tibor Palinkas
T 5300 4800 9 10 0 0 0 0 1
copryright=2008 Tibor Palinkas
T 2800 2000 9 10 1 1 0 3 1
U
T 2800 2400 9 10 1 1 0 3 1
refdes=U?
T 2800 2800 9 10 1 1 0 3 1
LPC3180
P 0 2700 300 2700 1 0 0
{
T 350 2700 9 10 1 1 0 1 1
pinlabel=U1_TX
T 200 2750 5 8 1 1 0 6 1
pinnumber=B10
T 200 2750 5 8 0 1 0 6 1
pinseq=B10
}
P 3100 3800 3100 3500 1 0 0
{
T 3100 3450 9 10 1 1 0 5 1
pinlabel=U6_IRRX
T 3150 3550 5 8 1 1 0 0 1
pinnumber=A1
T 3150 3550 5 8 0 1 0 0 1
pinseq=A1
}
P 5600 1900 5300 1900 1 0 0
{
T 5250 1900 9 10 1 1 0 7 1
pinlabel=GPO_22/U7_HRTS
T 5400 1950 5 8 1 1 0 0 1
pinnumber=P2
T 5400 1950 5 8 0 1 0 0 1
pinseq=P2
}
P 1400 3800 1400 3500 1 0 0
{
T 1400 3450 9 10 1 1 0 5 1
pinlabel=U5_RX
T 1450 3550 5 8 1 1 0 0 1
pinnumber=A2
T 1450 3550 5 8 0 1 0 0 1
pinseq=A2
}
P 0 700 300 700 1 0 0
{
T 350 700 9 10 1 1 0 1 1
pinlabel=GPO_23/U2_HRTS
T 200 750 5 8 1 1 0 6 1
pinnumber=A11
T 200 750 5 8 0 1 0 6 1
pinseq=A11
}
P 4100 3800 4100 3500 1 0 0
{
T 4100 3450 9 10 1 1 0 5 1
pinlabel=U6_IRTX
T 4150 3550 5 8 1 1 0 0 1
pinnumber=D5
T 4150 3550 5 8 0 1 0 0 1
pinseq=D5
}
P 5600 3100 5300 3100 1 0 0
{
T 5250 3100 9 10 1 1 0 7 1
pinlabel=U7_HCTS
T 5400 3150 5 8 1 1 0 0 1
pinnumber=B2
T 5400 3150 5 8 0 1 0 0 1
pinseq=B2
}
P 0 1900 300 1900 1 0 0
{
T 350 1900 9 10 1 1 0 1 1
pinlabel=U2_HCTS
T 200 1950 5 8 1 1 0 6 1
pinnumber=B8
T 200 1950 5 8 0 1 0 6 1
pinseq=B8
}
P 1600 0 1600 300 1 0 0
{
T 1600 350 9 10 1 1 0 3 1
pinlabel=U3_TX
T 1650 250 5 8 1 1 0 2 1
pinnumber=A7
T 1650 250 5 8 0 1 0 2 1
pinseq=A7
}
P 800 0 800 300 1 0 0
{
T 800 350 9 10 1 1 0 3 1
pinlabel=U3_RX
T 850 250 5 8 1 1 0 2 1
pinnumber=C6
T 850 250 5 8 0 1 0 2 1
pinseq=C6
}
P 0 1100 300 1100 1 0 0
{
T 350 1100 9 10 1 1 0 1 1
pinlabel=U2_TX
T 200 1150 5 8 1 1 0 6 1
pinnumber=D9
T 200 1150 5 8 0 1 0 6 1
pinseq=D9
}
P 0 1500 300 1500 1 0 0
{
T 350 1500 9 10 1 1 0 1 1
pinlabel=U2_RX
T 200 1550 5 8 1 1 0 6 1
pinnumber=C7
T 200 1550 5 8 0 1 0 6 1
pinseq=C7
}
P 2200 3800 2200 3500 1 0 0
{
T 2200 3450 9 10 1 1 0 5 1
pinlabel=U5_TX
T 2250 3550 5 8 1 1 0 0 1
pinnumber=C4
T 2250 3550 5 8 0 1 0 0 1
pinseq=C4
}
P 0 3100 300 3100 1 0 0
{
T 350 3100 9 10 1 1 0 1 1
pinlabel=U1_RX
T 200 3150 5 8 1 1 0 6 1
pinnumber=B9
T 200 3150 5 8 0 1 0 6 1
pinseq=B9
}
P 5600 2300 5300 2300 1 0 0
{
T 5250 2300 9 10 1 1 0 7 1
pinlabel=U7_RX
T 5400 2350 5 8 1 1 0 0 1
pinnumber=C3
T 5400 2350 5 8 0 1 0 0 1
pinseq=C3
}
P 5600 2700 5300 2700 1 0 0
{
T 5250 2700 9 10 1 1 0 7 1
pinlabel=U7_TX
T 5400 2750 5 8 1 1 0 0 1
pinnumber=B3
T 5400 2750 5 8 0 1 0 0 1
pinseq=B3
}
P 2800 0 2800 300 1 0 0
{
T 2800 350 9 10 1 1 0 3 1
pinlabel=GPI_10/U4_RX
T 2850 250 5 8 1 1 0 2 1
pinnumber=K1
T 2850 250 5 8 0 1 0 2 1
pinseq=K1
}
P 4400 0 4400 300 1 0 0
{
T 4400 350 9 10 1 1 0 3 1
pinlabel=GPO_21/U4_TX
T 4450 250 5 8 1 1 0 2 1
pinnumber=P4
T 4450 250 5 8 0 1 0 2 1
pinseq=P4
}